



# **8xC251TA, 8xC251TB, 8xC251TP, 8xC251TQ, Hardware Description**

**Addendum to the 8xC251SA, 8xC251SB,  
8xC251SP, 8xC251SQ, User's Manual**

Release Date: November, 1997

Order Number: 273138-001

The 8xC251Tx may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Such errata are not covered by Intel's warranty. Current characterized errata are available on request.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The 8xC251Tx may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation  
P.O. Box 5937  
Denver CO 80217-9808

or call 1-800-548-4725.

Many documents are available for download from Intel's website at <http://www.intel.com>.

Copyright © Intel Corporation 1997.

\*Third party brands and names are the property of their respective owners.

# 8xC251TA, 8xC251TB, 8xC251TP, 8xC251TQ, Hardware Description

Addendum to the 8xC251SA, 8xC251SB, 8xC251SP, 8xC251SQ, User's Manual

## 1.0 INTRODUCTION TO THE 8xC251Tx

|     |   |   |
|-----|---|---|
| 1.1 | Comparing the 8xC251Tx and 8xC251Sx ..... | 1 |
|-----|---|---|

## 2.0 SIGNAL SUMMARY

### 3.0 THE SECOND SERIAL I/O PORT

|       |   |    |
|-------|---|----|
| 3.1   | Overview .....                              | 7  |
| 3.2   | Special Function Register Definitions ..... | 9  |
| 3.2.1 | SCON1 .....                                 | 9  |
| 3.2.2 | SBUF1 .....                                 | 10 |
| 3.2.3 | SADDR1 .....                                | 10 |
| 3.2.4 | SADEN1 .....                                | 10 |
| 3.2.5 | BGCON .....                                 | 10 |
| 3.2.6 | IE1 .....                                   | 11 |
| 3.2.7 | IPH1 .....                                  | 11 |
| 3.2.8 | IPL1 .....                                  | 11 |

### 4.0 EXTENDED DATA FLOAT TIMING

|     |   |    |
|-----|---|----|
| 4.1 | Summary of the Extended Data Float Timing Changes ..... | 12 |
|-----|---|----|

## FIGURES

|          |                              |   |
|----------|------------------------------|---|
| Figure 1 | 8xC251Tx Block Diagram ..... | 1 |
|----------|------------------------------|---|

## TABLES

|           |   |    |
|-----------|---|----|
| Table 1.  | 8xC251Tx Signal Summary .....                                 | 2  |
| Table 2.  | 8xC251Tx Signal Descriptions .....                            | 3  |
| Table 3.  | Special Function Register (SFR) Map .....                     | 6  |
| Table 4.  | Second Serial I/O Port Signals .....                          | 7  |
| Table 5.  | Second Serial I/O Port Special Function Registers .....       | 8  |
| Table 6.  | SCON1 Special Function Register Definitions .....             | 9  |
| Table 7.  | BGCON Special Function Register Definitions .....             | 10 |
| Table 8.  | IE1 Special Function Register Definitions .....               | 11 |
| Table 9.  | IPH1 Special Function Register Definitions .....              | 11 |
| Table 10. | IPL1 Special Function Register Definitions .....              | 11 |
| Table 11. | Interrupt Priority of Second Serial I/O Port .....            | 11 |
| Table 12. | UCONFIG1 bit definitions for the 8xC251Tx .....               | 12 |
| Table 13. | Summary of the EDF# and WSB#[1:0] Configuration Options ..... | 13 |



## 1.0 INTRODUCTION TO THE 8xC251Tx

This Hardware Description describes the 8xC251TA, 8xC251TB, 8xC251TP, 8xC251TQ (referred to collectively as the 8xC251Tx) embedded microcontroller, which is the newest member of the MCS<sup>®</sup> 251 microcontroller family. The 8xC251Tx is pin and code compatible with the 8xC251Sx but is enhanced with the addition of new features.

This document addresses the differences between the two members of the MCS 251 microcontroller family. For a detailed description of the MCS 251 microcontroller core and standard peripherals shared by both the 8xC251Sx and 8xC251Tx, please refer to the *8xC251SA, 8xC251SB, 8xC251SP, 8xC251SQ Embedded Microcontroller User's Manual (272795)*.

### 1.1 Comparing the 8xC251Tx and 8xC251Sx

The differences between the 8xC251Tx and the 8xC251Sx are briefly described here.

- The maximum operating frequency of the 8xC251Tx is 24 Mhz compared to 16 MHz for the 8xC251Sx.
- The 8xC251Tx has two serial I/O ports while the 8xC251Sx has one. The pins for the second serial I/O port are multiplexed with other functional pins.
- The 8xC251Tx has a new configuration option (Extended Data Float timing) to allow interfacing with slower memories. This feature is supported by a bit in the configuration byte, UCONFIG1. The corresponding bit in the 8xC251Sx has a different function.
- The 8xC251Tx is offered in with factory programmed ROM while the 8xC251Sx is also offered with OTPROM/EPROM.




Figure 1. 8xC251Tx Block Diagram

## 2.0 SIGNAL SUMMARY

Table 1. 8xC251Tx Signal Summary

| Address & Data     |      |     |
|--------------------|------|-----|
| Name               | PLCC | DIP |
| AD0/P0.0           | 43   | 39  |
| AD1/P0.1           | 42   | 38  |
| AD2/P0.2           | 41   | 37  |
| AD3/P0.3           | 40   | 36  |
| AD4/P0.4           | 39   | 35  |
| AD5/P0.5           | 38   | 34  |
| AD6/P0.6           | 37   | 33  |
| AD7/P0.7           | 36   | 32  |
| A8/P2.0            | 24   | 21  |
| A9/P2.1            | 25   | 22  |
| A10/P2.2           | 26   | 23  |
| A11/P2.3           | 27   | 24  |
| A12/P2.4           | 28   | 25  |
| A13/P2.5           | 29   | 26  |
| A14/P2.6           | 30   | 27  |
| A15P2.7            | 31   | 28  |
| P3.7/RD#/A16       | 19   | 17  |
| P1.7/CEX4/A17/WCLK | 9    | 8   |

| Input/Output          |          |          |
|-----------------------|----------|----------|
| Name                  | PLCC     | DIP      |
| P1.0/T2               | 2        | 1        |
| P1.1/T2EX             | 3        | 2        |
| <b>P1.2/EC/RXD1</b>   | <b>4</b> | <b>3</b> |
| <b>P1.3/CEX0/TXD1</b> | <b>5</b> | <b>4</b> |
| P1.4/CEX1             | 6        | 5        |
| P1.5/CEX2             | 7        | 6        |
| P1.6/CEX3/WAIT#       | 8        | 7        |
| P1.7/CEX4/A17/WCLK    | 9        | 8        |
| P3.0/RXD              | 11       | 10       |
| P3.1/TXD              | 13       | 11       |
| P3.4/T0               | 16       | 14       |
| P3.51/T1              | 17       | 15       |

| Power & Ground   |       |     |
|------------------|-------|-----|
| Name             | PLCC  | DIP |
| V <sub>CC</sub>  | 44    | 40  |
| V <sub>CC2</sub> | 12    |     |
| V <sub>SS</sub>  | 22    | 20  |
| V <sub>SS1</sub> | 1     |     |
| V <sub>SS2</sub> | 23,24 |     |

| Processor Control |      |     |
|-------------------|------|-----|
| Name              | PLCC | DIP |
| P3.2/INT0#        | 14   | 12  |
| P3.3/INT1#        | 15   | 13  |
| EA#               | 35   | 31  |
| RST               | 10   | 9   |
| XTAL1             | 21   | 18  |
| XTAL2             | 20   | 19  |

| Bus Control & Status |      |     |
|----------------------|------|-----|
| Name                 | PLCC | DIP |
| P3.6/WR#             | 18   | 16  |
| P3.7/RD#/A16         | 19   | 17  |
| ALE                  | 33   | 30  |
| PSEN#                | 32   | 29  |

**NOTE:** Pins in *bold font* indicate functions associated with the second serial I/O port.

**Table 2. 8xC251Tx Signal Descriptions (Sheet 1 of 3)**

| Signal Name  | Type | Description   | Alternate Function   |
|--|------|---|--|
| A17  | O    | <b>Address Line 17.</b> Output to memory as the 18th external address bit (A17) in extended bus applications, depending on the values of bits RD0 and RD1 in configuration byte UCONFIG0 (see Chapter 4, "Device Configuration," of the <i>8xC251SA, 8xC251SB, 8xC251SP, 8xC251SQ Embedded Microcontroller User's Manual (272795)</i> ). See also RD# and PSEN#.  | P1.7/CEX4/<br>WCLK   |
| A16  | O    | <b>Address Line 16.</b> See RD#.  | P3.7/RD#   |
| A15:8*   | O    | <b>Address Lines.</b> Upper address lines for the external bus.   | P2.7:0   |
| A7:0   | I/O  | <b>Address/Data Lines.</b> Multiplexed lower address lines and data lines for external bus.   | P0/7:0   |
| ALE  | O    | <b>Address Latch Enable.</b> ALE signals the start of an external bus cycle and indicates that valid address information is available on lines A15:8 and A7:0. An external latch can use ALE to demultiplex the address from the address/data bus.  |  |
| CEX0<br>CEX1<br>CEX2<br>CEX3<br>CEX4                         | I/O  | <b>Programmable Counter Array (PCA) input/output pins.</b> These are input signals for the PCA capture mode and output signals for the PCA compare mode and PCA PWM mode.   | P1.3/TXD1<br>P1.4<br>P1.5<br>P1.6/WAIT#<br>P1.7/A17/<br>WCLK                           |
| EA#  | I    | <b>External Access.</b> Direct program accesses to on-chip or off-chip code memory. For EA# = 0, all program memory accesses are off chip. For EA# = 1, all program memory accesses are on-chip if the address is within the range of the on-chip program memory; otherwise the access is off-chip. The value of EA# is latched at reset. For devices without on-chip program memory, EA# must be strapped to ground. |  |
| ECl  | I    | <b>PCA External Clock Input.</b> External clock input to the 16 bit PCA timer.  | P1.2/RXD1  |
| INT1:0#  | I    | <b>External Interrupts 0 and 1.</b> These inputs set IE1:0 in the TCON register. If bits IT1:0 in the TCON register are set, units IE1:0 are set by the falling edge on the INT1#/INT0#. If bits IT1:0 are clear, bits IE1:0 are set by a low level on INTO1:0#.  | P3.3:2   |
| P0.7:0   | I/O  | <b>Port 0.</b> This is an 8 bit, open drain, bidirectional I/O port.  | AD7:0  |
| P1.0<br>P1.1<br>P1.2<br>P1.3<br>P1.4<br>P1.5<br>P1.6<br>P1.7 | I/O  | <b>Port 1.</b> This is an 8 bit, bidirectional I/O port with internal pullups.  | T2<br>T2EX<br>ECI/RXD1<br>CEX0/TXD1<br>CEX1<br>CEX2<br>CEX3/WAIT#<br>CEX4/A17/<br>WCLK |
| P2.7:0   | I/O  | <b>Port 2.</b> This is an 8 bit, bidirectional I/O port with internal pullups.  | A15:8  |

\* The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for non page mode configuration. If configured in page mode, Port 0 carries the lower address bits (A7:0) and Port 2 carries the upper address bits (A15:8) and the data (D7:0)

Table 2. 8xC251Tx Signal Descriptions (Sheet 2 of 3)

| Signal Name  | Type | Description   | Alternate Function   |
|--|------|---|--|
| P3.0<br>P3.1<br>P3.2<br>P3.3<br>P3.4<br>P3.5<br>P3.6<br>P3.7 | I/O  | <b>Port 3.</b> This is an 8 bit, bidirectional I/O port with internal pullups   | RXD<br>TXD<br>INT0#<br>INT1#<br>T0<br>T1<br>WR#<br>RD#/A16 |
| PSEN#  | O    | <b>Program Store Enable.</b> Read signal output to external memory. Asserted for the address range specified by the configuration byte UCONFIG0, bits RD1:0.  |  |
| RD#  | O    | <b>Read.</b> Read signal output to external memory. Asserted for the address range specified by the configuration byte UCONFIG0, bits RD1:0.  | P3.7/A16   |
| RST  | I    | <b>Reset.</b> Reset input to the chip. Holding this pin high for 64 oscillator periods while the oscillator is running resets the device. The port pins are driven to their reset conditions when a voltage greater than VIH1 is applied, whether or not the oscillator is running. This signal has a Schmitt trigger input. Connecting the RST pin to V <sub>CC</sub> through a capacitor provides power-on reset. Asserting RST when the chip is in idle mode or powerdown mode returns the chip to normal operation. |  |
| RXD  | I/O  | <b>Receive Serial Data.</b> RXD send and receives data in serial I/O mode 0 and receives data in serial I/O modes 1, 2 and 3.   | P3.0   |
| RXD1   | I/O  | <b>Receive Serial Data 1.</b> RXD send and receives data in serial I/O mode 0 and receives data in serial I/O modes 1, 2 and 3 for the second serial I/O port.  | P1.2/EC1   |
| T1:0   | I    | <b>Timer 1:0 External Clock Inputs.</b> When Timer 1:0 operates as a counter, a falling edge on the T1:0 pin increments the count.  | P3.5:4   |
| T2   | I/O  | <b>Timer 2 Clock Input/Output.</b> For Timer 2 capture mode, this signal is the external clock input. For the clock-out mode, it is the timer 2 clock input.  | P1.0   |
| T2EX   | I    | <b>Timer 2 External Input.</b> In Timer 2 capture mode, a falling edge initiates a capture of Timer 2 registers. In auto-reload mode, a falling edge causes the Timer 2 registers to be reloaded. In the up-down counter mode, this signal determines the count direction: <ul style="list-style-type: none"> <li>• 1=up</li> <li>• 0 = down.</li> </ul>  | P1.1   |
| TXD  | O    | <b>Transmit Serial Data.</b> TXD outputs the shift clock in serial I/O mode 0 and transmits serial data in serial I/O modes 1, 2 and 3.   | P3.1   |
| TXD1   | O    | <b>Transmit Serial Data 1.</b> TXD outputs the shift clock in serial I/O mode 0 and transmits serial data in serial I/O modes 1, 2 and 3 for the second serial I/O port.  | P1.3/CEX0  |
| V <sub>CC</sub>  | PWR  | <b>Supply Voltage.</b> Connect this pin to the +5 supply voltage.   |  |

\* The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for non page mode configuration. If configured in page mode, Port 0 carries the lower address bits (A7:0) and Port 2 carries the upper address bits (A15:8) and the data (D7:0)



Table 2. 8xC251Tx Signal Descriptions (Sheet 3 of 3)

| Signal Name      | Type | Description   | Alternate Function |
|------------------|------|---|--------------------|
| V <sub>CC2</sub> | PWR  | <b>Secondary Supply Voltage 2.</b> This supply voltage connection is provided to reduce power supply noise. Connection of this spin to the +5V supply voltage is recommended. However, when using the ZX3 as a pin for pin replacement for the 8XC51FX, V <sub>CC2</sub> can be unconnected without loss of compatibility (Not available on DIP). |                    |
| V <sub>SS</sub>  | GND  | <b>Circuit Ground.</b> Connect this pin to ground.  |                    |
| V <sub>SS1</sub> | GND  | <b>Secondary Ground.</b> This ground is provided to reduce ground bounce and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the ZX3 as a pin for pin replacement for the 8XC51FX, V <sub>SS1</sub> can be unconnected without loss of compatibility. (Not available in DIP).                |                    |
| V <sub>SS2</sub> | GND  | <b>Secondary Ground 2.</b> This ground is provided to reduce ground bounce and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the ZX3 as a pin for pin replacement for the 8XC51FX, V <sub>SS1</sub> can be unconnected without loss of compatibility. (Not available in DIP).              |                    |
| WAIT#            | I    | <b>Real-time Wait State Input.</b> The real-time WAIT# input is enabled by writing a logical "1" to the WCON.0 (RTWE) bit at S:A7H. During bus cycles, the external memory system can signal 'system ready' to the microprocessor in real time by controlling the WAIT# input signal  | P1.6/CEX3          |
| WCLK             | O    | <b>Wait Clock Output.</b> The real-time Wait Clock output is driven by writing a logical "1" to the WCON.1 (RTWCE) bit at S:A7H. When enabled, the WCLK output produces a square wave signal with a period of one-half the oscillator frequency   | P1.7/CEX4/A17      |
| WR#              | O    | <b>Write.</b> Write signal output to external memory. Asserted for the memory address range specified by configuration byte UCONFIG0, bits RD1:0.   | P3.6               |
| XTAL1            | I    | <b>Input to On-chip, Inverting Oscillator Amplifier.</b> To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external oscillator is used, its output is connected to this pin. XTAL1 is the clock source for the internal timing  |                    |
| XTAL2            | O    | <b>Output of the On-chip, Inverting Oscillator Amplifier.</b> To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external oscillator is used, leave XTAL2 unconnected.   |                    |

\* The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for non page mode configuration. If configured in page mode, Port 0 carries the lower address bits (A7:0) and Port 2 carries the upper address bits (A15:8) and the data (D7:0)

Table 3. Special Function Register (SFR) Map

| F8 |                   | CH00000<br>000    | CCAP0Hx<br>xxxxxxx | CCAP1Hx<br>xxxxxxx | CCAP2Hx<br>xxxxxxx | CCAP3Hx<br>xxxxxxx | CCAP4Hx<br>xxxxxxx |                   |
|----|-------------------|-------------------|--------------------|--------------------|--------------------|--------------------|--------------------|-------------------|
| F0 | B<br>00000000     |                   |                    |                    |                    |                    |                    |                   |
| E8 |                   | CL<br>00000000    | CCAP0L<br>xxxxxxx  | CCAP1L<br>xxxxxxx  | CCAP2L<br>xxxxxxx  | CCAP3L<br>xxxxxxx  | CCAP4L<br>xxxxxxx  |                   |
| E0 | ACC<br>00000000   |                   |                    |                    |                    |                    |                    |                   |
| D8 | CCON<br>00x00000  | CMOD<br>00xxx000  | CCAPM0<br>x0000000 | CCAPM1<br>x0000000 | CCAPM2<br>x0000000 | CCAPM3<br>x0000000 | CCAPM4<br>x0000000 |                   |
| D0 | PSW<br>00000000   | PSW1<br>00000000  |                    |                    |                    |                    |                    |                   |
| C8 | T2CON<br>00000000 | T2MOD<br>xxxxxx00 | RCAP2L<br>00000000 | RCAP2H<br>00000000 | TL2<br>00000000    | TH2<br>00000000    |                    |                   |
| C0 |                   |                   |                    |                    |                    |                    |                    |                   |
| B8 | IPL0<br>x0000000  | SADEN<br>00000000 | SADEN1<br>00000000 |                    |                    |                    | SPH<br>00000000    |                   |
| B0 | P3<br>11111111    | IE1<br>xxxxxxx0   | IP1L<br>xxxxxxx0   | IP1H<br>xxxxxxx0   |                    |                    |                    | IPH0<br>x0000000  |
| A8 | IE0<br>00000000   | SADDR<br>00000000 | SADDR1<br>00000000 |                    |                    |                    |                    |                   |
| A0 | P2<br>11111111    |                   |                    |                    |                    |                    | WDRST<br>xxxxxxx   | WCON<br>xxxxxxx   |
| 98 | SCON<br>00000000  | SBUF<br>xxxxxxx   | SCON1<br>00000000  | SBUF1<br>xxxxxxx   |                    |                    |                    |                   |
| 90 | P1<br>11111111    |                   |                    |                    |                    |                    |                    |                   |
| 88 | TCON000<br>00000  | TMOD<br>00000000  | TL0<br>00000000    | TL1<br>00000000    | TH0<br>00000000    | TH1<br>00000000    |                    | BGCON<br>0000xxxx |
| 80 | P0<br>11111111    | SP<br>00000111    | DPL<br>00000000    | DPH<br>00000000    | DPXL<br>00000001   |                    |                    | PCON<br>00xx0000  |

**NOTE:** Registers in *this font* are special functions registers that are associated with the second serial I/O port.

### 3.0 THE SECOND SERIAL I/O PORT

The second serial I/O port is functionally the same as the standard serial I/O port shared by both the 8xC251Tx and the 8xC251Sx. This section provides information about the new special function registers (SFRs) associated with the second serial port. Detailed operation and programming of the serial I/O ports can be obtained from Chapter 10 of the *8xC251SA, 8xC251SB, 8xC251SP, 8xC251SQ Embedded Microcontroller User's Manual (272795)*. All the SFRs and control bits for the standard serial I/O port in both the 8xC251Sx and 8xC251Tx have an equivalent in the second serial I/O port. This should be kept in mind when referencing Chapter 10 of the *8xC251SA, 8xC251SB, 8xC251SP, 8xC251SQ Embedded Microcontroller User's Manual (272795)*.

#### 3.1 Overview

The second serial I/O port provides synchronous and asynchronous communications modes. It operates as a universal asynchronous receiver and transmitter (UART) in three full-duplex modes (modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates. The second UART provides framing-bit error detection, multiprocessor communications and automatic address recognition. The second serial port also operates in a single synchronous mode (mode 0).

The synchronous mode (mode 0) operates at a single baud rate. Mode 2 operates at two baud rates. Modes 1 and 3 operate over a wide range of frequencies, which are generated by Timer 1 and Timer 2.

The second serial I/O port signals are defined in [Table 4](#) and the special function registers are described in [Table 5](#).

For the three asynchronous modes, the second serial I/O port transmits on the TXD1 pin and receives on the RXD1 pin. For the synchronous mode (mode 0), the second serial I/O port outputs a clock signal on the TXD1 pin and sends and receives messages on the RXD1 pin. The SBUF1 register holds received bytes and bytes to be transmitted. To send, software writes a byte to SBUF1; to receive, software reads SBUF1. The receive shift register allows reception of a second byte before the first byte has been read from SBUF1. However, if software has not read the first byte by the time the second byte is received, the second byte will overwrite the first. The second serial I/O port sets interrupts bits TI1 and RI1 on transmission and reception, respectively. These two share a single interrupt request and interrupt vector.

The serial port control 1 (SCON1) and the secondary serial port control (BGCON) registers configures and controls the second serial I/O port.

**Table 4. Second Serial I/O Port Signals**

| Function Name | Type | Description  | Multiplexed With |
|---------------|------|--|------------------|
| TXD1          | O    | <b>Transmit Serial Data.</b> TXD1 outputs the shift clock in serial I/O mode 0 and transmits serial data in serial I/O modes 1, 2 and 3 for the second serial I/O port | P1.3/CEX0        |
| RXD1          | I/O  | <b>Receive Serial Data 1.</b> RXD1 send and receives data in serial I/O mode 0 and receives data in serial I/O modes 1, 2 and 3 for the second serial I/O port         | P1.2/ECI         |

Table 5. Second Serial I/O Port Special Function Registers

| Mnemonic | Description  | Address |
|----------|--|---------|
| SBUF1    | <b>Serial Buffer 1.</b> Two separate registers comprise the SBUF1 register. Writing to SBUF1 loads the transmit buffer; reading SBUF1 access the receive buffer  | 9BH     |
| SCON1    | <b>Serial Port Control 1.</b> Selects the second serial I/O port operating mode. SCON1 enables and disables the receiver, framing bit error detection, multi-processor communication, automatic address recognition and the serial port interrupt bits.              | 9AH     |
| SADDR1   | <b>Serial Address 1.</b> Defines the individual address for a slave device   | AAH     |
| SADEN1   | <b>Serial Address Enable 1.</b> Specifies the mask byte that is used to define the given address for a slave device  | BAH     |
| BGCON    | <b>Secondary Serial Port Control.</b> Contains controls to the second serial port including the double baud rate bit, read/write access to the SCON1.7 bit as well as bits to control Timer1 or 2 overflow as the baud rate generator for reception and transmission | 8FH     |
| IE1      | <b>Interrupt Enable Register 1.</b> Contains the second serial I/O port interrupt enable bit   | B1H     |
| IPL0     | <b>Interrupt Priority Low Control Register 1.</b> IPL0, together with IPH0, assigns the second serial I/O port interrupt level from 0 (lowest) to 3 (highest)  | B2H     |
| IPH0     | <b>Interrupt Priority High Control Register 1.</b> IPH0, together with IPL0, assigns the second serial I/O port interrupt level from 0 (lowest) to 3 (highest)   | B3H     |

The second serial I/O port interrupt is enabled by setting the ES1 bit in the IE1 register. The priority of the second serial I/O port's interrupt is set to one of four levels by programming the IPL1.0 and IPH1.0 bits in the IPL1 and IPH1 registers, respectively. The second serial I/O port is last in the interrupt polling sequence (see Chapter 6 of the *8xC251SA, 8xC251SB, 8xC251SP, 8xC251SQ Embedded Microcontroller User's Manual* (272795) for details of the interrupt system). The second serial I/O port's Interrupt Service Routine Vector Address is FF:0043H.

When the second serial I/O port is used, the alternate functions of RXD1 and TXD1 can no longer be used. Specifically, the PCA can no longer be clocked by an external clock input since EC1 now functions as RXD1. The PCA can, however, be clocked by one of three other methods. They consist of two fixed frequencies (fixed in relation to the Oscillator frequency);  $F_{OSC}/12$  and  $F_{OSC}/4$  and Timer 0 overflow.

The other consequence of using the second serial I/O port is Module 0 of the PCA can now be used only as a 16 bit Software Timer. The 16-bit Capture, High Speed Output and Pulse Width Modulation modes are no longer available to Module 0 as these modes require the use of CEX0 (which, when the second serial I/O port is in operation, functions as TXD1).

### 3.2 Special Function Register Definitions

The following describes the special function registers associated with the second serial I/O port and their bit definitions.

#### 3.2.1 SCON1

Address: 9AH  
Reset Value: 0000 0000B

**Table 6. SCON1 Special Function Register Definitions**

| Bit Number | Bit Mnemonic | Function  |                |                      |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
|------------|--------------|---|----------------|----------------------|------|-------------|-----------|---|---|---|----------------|---------|---|---|---|------------|----------|---|---|---|------------|----------------------|---|---|---|------------|----------|
| 7          | FE1SM0       | <p><b>Framing Error Bit 1:</b><br/>To Select this function, set the SMOD0 bit in the BGCON register. Set by hardware to indicate an invalid stop bit. Cleared by software, not by valid frames</p> <p><b>Second Serial I/O Port Mode Bit 0:</b><br/>To select this function, clear the SMOD0 bit in the BGCON register. Software writes to bit SM0 and SM1 to select the second serial I/O port operating mode. Refer to SM1 bit for mode selections</p>  |                |                      |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
| 6          | SM1          | <p><b>Second Serial I/O Port Mode Bit 1:</b><br/>Software write to bit SM0 and SM1 (above) to select the serial port operating mode.</p> <table border="1"> <thead> <tr> <th>SM0</th> <th>SM1</th> <th>Mode</th> <th>Description</th> <th>Baud Rate</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Shift Register</td> <td>Fosc/12</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>8 bit UART</td> <td>variable</td> </tr> <tr> <td>1</td> <td>0</td> <td>2</td> <td>9 bit UART</td> <td>Fosc/32* or Fosc/64*</td> </tr> <tr> <td>1</td> <td>1</td> <td>3</td> <td>9 bit UART</td> <td>variable</td> </tr> </tbody> </table> <p>* Select by programming the SMOD0 bit in the BGCON register</p> | SM0            | SM1                  | Mode | Description | Baud Rate | 0 | 0 | 0 | Shift Register | Fosc/12 | 0 | 1 | 1 | 8 bit UART | variable | 1 | 0 | 2 | 9 bit UART | Fosc/32* or Fosc/64* | 1 | 1 | 3 | 9 bit UART | variable |
| SM0        | SM1          | Mode  | Description    | Baud Rate            |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
| 0          | 0            | 0   | Shift Register | Fosc/12              |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
| 0          | 1            | 1   | 8 bit UART     | variable             |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
| 1          | 0            | 2   | 9 bit UART     | Fosc/32* or Fosc/64* |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
| 1          | 1            | 3   | 9 bit UART     | variable             |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
| 5          | SM2          | <p><b>Second Serial I/O Port Mode Bit 2:</b><br/>Software writes to SM2 enable and disable the multiprocessor communication and automatic address recognition features. This allows the second serial I/O port to differentiate between data and command frames and to recognize slave and broadcast addresses</p>  |                |                      |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
| 4          | REN1         | <p><b>Receive Enable Bit 1:</b><br/>To enable reception, set this bit. To enable transmission, clear this bit</p>   |                |                      |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
| 3          | TB8          | <p><b>Transmit Bit 8:</b><br/>In modes 2 and 3, software writes the ninth data bit to be transmitted to TB8. Not used in modes 0 and 1</p>  |                |                      |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
| 2          | RB8          | <p><b>Receive Bit 8:</b><br/>Mode 0: not used<br/>Mode 1 (SM2 clear): Set or cleared by hardware to reflect the stop bit received<br/>Modes 2 and 3 (SM2 set): Set or cleared by hardware to reflect the ninth data bit received</p>  |                |                      |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
| 1          | TI1          | <p><b>Second Serial I/O Port Transmit Interrupt Flag Bit:</b><br/>Set by transmitter after the last data bit is transmitted. Cleared by software</p>  |                |                      |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |
| 0          | RI1          | <p><b>Second Serial I/O Port Receive Interrupt Flag Bit:</b><br/>Set by the receiver after the last data bit of a frame has been received. Cleared by software</p>  |                |                      |      |             |           |   |   |   |                |         |   |   |   |            |          |   |   |   |            |                      |   |   |   |            |          |

### 3.2.2 SBUF1

Address: 9BH  
Reset Value: xxxx xxxxB

To send serial data, software writes a byte to SBUF1 and to receive serial data, software reads from SBUF1.

### 3.2.3 SADDR1

Address: AAH  
Reset Value: 0000 0000B

Slave Individual Address Register1 (SADDR1) contains the device's individual address for multiprocessor communications.

### 3.2.4 SADEN1

Address: BAH  
Reset Value: 0000 0000B

Mask Byte Register 1 (SADEN1) masks bits in the SADDR1 register to form the devices given address for multiprocessor communications.

### 3.2.5 BGCON

Address: 8FH  
Reset Value: 0000 xxxxB

**Table 7. BGCON Special Function Register Definitions**

| Bit Number | Bit Mne-<br>monic | Function   |
|------------|-------------------|--|
| 7          | SMOD1             | <b>Double Baud Rate Bit:</b><br>When set, doubles the baud rate for the second serial I/O port when timer 1 is used and mode 1, 2 or 3 is selected in the SCON1 register.                            |
| 6          | SMOD0             | <b>SCON1.7 Select:</b><br>When set, read/write accesses to SCON1.7 are to the FE1 bit. When cleared, read/write accesses to SCON1.7 are to the SM0 bit.  |
| 5          | RCLK1             | <b>Second Serial I/O Port Receive Clock Bit:</b><br>Selects timer 2 overflow pulses (RCLK1 = 1) or timer 1 overflow pulses (RCLK1 = 0) as the baud rate generator for the serial port modes 1 and 3. |
| 4          | TCLK1             | <b>Second Serial I/O Port Transmit Clock Bit:</b><br>Selects timer 2 overflow pulses (TCLK = 1) or timer 1 overflow pulses (TCLK = 0) as the baud rate generator for the serial port modes 1 and 3.  |
| 3 - 0      | -                 | Reserved.  |

### 3.2.6 IE1

Address: B1H  
 Reset Value: xxxx xxx0B

**Table 8. IE1 Special Function Register Definitions**

| Bit Number | Bit Mne-monic | Function   |
|------------|---------------|--|
| 7 - 1      | -             | Reserved   |
| 0          | ES1           | <b>Second serial I/O port Interrupt Enable:</b><br>Setting this bit enables the second serial I/O port interrupt |

### 3.2.7 IPH1

Address: B3H  
 Reset Value: xxxx xxx0B

**Table 9. IPH1 Special Function Register Definitions**

| Bit Number | Bit Mne-monic | Function   |
|------------|---------------|--|
| 7 - 1      | -             | Reserved   |
| 0          | IPH1.0        | Second serial I/O port Interrupt Priority High Bit |

### 3.2.8 IPL1

Address: B2H  
 Reset Value: xxxx xxx0B

**Table 10. IPL1 Special Function Register Definitions**

| Bit Number | Bit Mne-monic | Function  |
|------------|---------------|---|
| 7 - 1      | -             | Reserved  |
| 0          | IPL1.0        | Second serial I/O port Interrupt Priority Low Bit |

Interrupt priority of the second serial I/O port can be programmed to one of four levels depending on the IPH1.0 and IPL1.0 bits.

**Table 11. Interrupt Priority of Second Serial I/O Port**

| IPH1.0 | IPL1.0 | Priority Level       |
|--------|--------|----------------------|
| 0      | 0      | 0 (Lowest Priority)  |
| 0      | 1      | 1                    |
| 1      | 0      | 2                    |
| 1      | 1      | 3 (Highest Priority) |

## 4.0 EXTENDED DATA FLOAT TIMING

The Extended Data Float Timing feature seeks to provide a solution to users that may be using slower memory devices. Essentially, this feature extends the TRHDZ1 AC timing specification to accommodate slower memory devices which require a longer period of dead time between a data and address bus cycles. This feature is controlled by a bit in the Configuration byte (UCONFIG1). Bit 3 of UCONFIG1 in the 8xC251Tx is defined as EDF#. In the 8xC251Sx, Bit 3 is defined as WSB. The implications of this change are discussed below. Refer to Chapter 4 of the *8xC251SA, 8xC251SB, 8xC251SP, 8xC251SQ Embedded Microcontroller User's Manual (272795)* for details of the device configuration for the 8xC251Sx. The information in that chapter is valid for the 8xC251Tx with the exception of the change noted in this section.

### 4.1 Summary of the Extended Data Float Timing Changes

EDF# is used to determine whether the Extended Data Float Timing is enabled. [Table 12](#) shows the definition of UCONFIG1 for the 8xC251Tx. Only bit 3 has been redefined.

**Table 12. UCONFIG1 bit definitions for the 8xC251Tx**

| Bit Number | Bit Mnemonic | Function   |       |       |  |   |   |                                      |   |   |                                      |   |   |                                     |   |   |                                 |
|------------|--------------|--|-------|-------|--|---|---|--------------------------------------|---|---|--------------------------------------|---|---|-------------------------------------|---|---|---------------------------------|
| 7:5        | -            | <b>Reserved for Internal or Future Use.</b><br>Set these bits when programming UCONFIG1  |       |       |  |   |   |                                      |   |   |                                      |   |   |                                     |   |   |                                 |
| 4          | INTR         | <b>Interrupt Mode:</b><br>If this bit is set, interrupts push 4 bytes onto the stack (the 3 bytes of the PC and PSW1). If this bit is clear, interrupts push the 2 lower bytes of the PC onto the stack.   |       |       |  |   |   |                                      |   |   |                                      |   |   |                                     |   |   |                                 |
| 3          | EDF#         | <b>Extended Data Float Timings:</b><br>When cleared, the extended data float timings are enabled. When set, 8xC251Sx compatible AC timings are enabled   |       |       |  |   |   |                                      |   |   |                                      |   |   |                                     |   |   |                                 |
| 2:1        | WSB1:0#      | <b>External Wait State B (Region 01:):</b><br><table border="0"> <tr> <td>WSB1#</td> <td>WSB2#</td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>Inserts 3 wait states for region 01:</td> </tr> <tr> <td>0</td> <td>1</td> <td>Inserts 2 wait states for region 01:</td> </tr> <tr> <td>1</td> <td>0</td> <td>Inserts 1 wait state for region 01:</td> </tr> <tr> <td>1</td> <td>1</td> <td>Zero wait states for region 01:</td> </tr> </table> | WSB1# | WSB2# |  | 0 | 0 | Inserts 3 wait states for region 01: | 0 | 1 | Inserts 2 wait states for region 01: | 1 | 0 | Inserts 1 wait state for region 01: | 1 | 1 | Zero wait states for region 01: |
| WSB1#      | WSB2#        |  |       |       |  |   |   |                                      |   |   |                                      |   |   |                                     |   |   |                                 |
| 0          | 0            | Inserts 3 wait states for region 01:   |       |       |  |   |   |                                      |   |   |                                      |   |   |                                     |   |   |                                 |
| 0          | 1            | Inserts 2 wait states for region 01:   |       |       |  |   |   |                                      |   |   |                                      |   |   |                                     |   |   |                                 |
| 1          | 0            | Inserts 1 wait state for region 01:  |       |       |  |   |   |                                      |   |   |                                      |   |   |                                     |   |   |                                 |
| 1          | 1            | Zero wait states for region 01:  |       |       |  |   |   |                                      |   |   |                                      |   |   |                                     |   |   |                                 |
| 0          | EMAP         | <b>EPROM Map:</b><br>For devices with 16 Kbytes of on-chip code memory, clear this bit to map the upper half of the on-chip code memory to region 00: (data memory). Maps FF:2000H-FF:3FFFH to 00:E000H-00:FFFFH. If this bit is set, mapping does not occur and the addresses in the range 00:E000H-00:FFFFH access external RAM.   |       |       |  |   |   |                                      |   |   |                                      |   |   |                                     |   |   |                                 |

Refer to the *8xC251SA, 8xC251SB, 8xC251SP, 8xC251SQ Embedded Microcontroller User's Manual (272795)* for the AC timings specifications.



Table 13 shows the effect of programming EDF# and WSB#[1:0] on the extended data float timing feature as well as the insertion of wait states for region 01:. It should be noted that enabling the extended data float timing allows region 01: to have 1 or 3 wait states inserted (depending on WSB#[1:0]) but not 0 or 2 wait states.

**Table 13. Summary of the EDF# and WSB#[1:0] Configuration Options**

| EDF# | WSB#[1:0] | Wait State | Extended Data Float Timings |
|------|-----------|------------|-----------------------------|
| 1    | 11        | 0          | No                          |
| 1    | 10        | 1          | No                          |
| 1    | 01        | 2          | No                          |
| 1    | 00        | 3          | No                          |
| 0    | 11        | 1          | Yes                         |
| 0    | 10        | 1          | Yes                         |
| 0    | 01        | 3          | Yes                         |
| 0    | 00        | 3          | Yes                         |

The external user configuration cycle (UCONF = 1 and EA# = 0) will be executed with the extended TRHDZ1 timing bus cycle.

